CLAIMS

What is claimed is:

1. A method of modeling a digital processor comprising:

5   loading operations and data representations of a target processor defined in a high level programming language, the operations and data representations being used in commands for execution by the target processor; and

in a computer system, using the defined operations and data representations, simulating the target processor executing certain commands to

10   provide a model of the target processor data representations and operations, said simulating including generating model data indicative of results of the target processor having executed the certain commands, said generated model data providing a bit level representation of the target processor results.

2. A method as claimed in Claim 1 wherein the step of simulating includes

15   providing the model generated data in human readable terms instead of machine code.

3. A method as claimed in Claim 1 further comprising the step of executing working code on the target processor, such that said target processor generates working data, and

20   wherein the step of simulating includes generating model data corresponding to the working data generated by the target processor in a manner such that the model data is (i) bit-wise matchable to the target processor generated working data, and (ii) in human readable terms.

4. A method as claimed in Claim 1 wherein the step of simulating further includes using the high level programming language, defining data types for the data representations of the target processor.

5. A method as claimed in Claim 4 wherein the step of simulating further comprises the steps of:

for a given source processor, (a) determining each distinct fixed bit length data representation, and (b) grouping the determined distinct data representation to form a set;

for each target processor, repeating steps (a) and (b) such that respective sets are formed; and

forming a hierarchy of the formed sets by correlating one set to another such that a base class with depending subclasses are generated and form the hierarchy, each set being defined by one of the base class and a subclass.

6. A method as claimed in Claim 4 wherein the step of defining operations is incremental such that one target processor operation at a time is defined and modeled using the high level programming language.

7. A method as claimed in Claim 1 further comprising the step of generating diagnostic data corresponding to said simulating.

8. A method as claimed in Claim 7 wherein said step of generating diagnostic data includes indicating number of times different operations of the target processor are encountered during said simulating.

9. A method as claimed in Claim 1 wherein the step of simulating is incremental, such that a first set of certain data representations and operations of the target processor is simulated using the high level programming language to form an

intermediate model of the target processor, and subsequent to the formation of the intermediate model, at least a second set of data representations and operations of the target processor is simulated using the high level programming language to increment the intermediate model toward a final desired model of

5   the target processor.

10.   An apparatus for modeling a digital processor, comprising:

means for loading operations and data representations of a target processor defined in a high level programming language, the operations and data representations of a target processor being used in commands for execution by

10   the target processor; and

using the defined operations and data representations, means for simulating the target processor executing certain commands to provide a model of the target processor data representations and operations, said simulating including generating model data indicative of results of the target processor

15   having executed the certain commands, said generated model data providing a bit level representation of the target processor results.

11.   A computer-readable medium having stored thereon sequences of instructions, the sequences of instructions including instructions that, when executed by a digital processor, cause the processor to perform:

20   loading operations and data representations of a target processor defined in a high level programming language, the operations and data representations being used in commands for execution by the target processor; and

in the processor, using the defined operations and data

25   representations, simulating the target processor executing certain commands to provide a model of the target processor data representations and operations, said simulating including generating

model data indicative of results of the target processor having executed the certain commands, said generated model data providing a bit level representation of the target processor results.